Two-dimensional (2D) materials, such as molybdenum disulfide (MoS 2 ), have been shown to exhibit excellent electrical and optical properties. The semiconducting nature of MoS 2 allows it to overcome the shortcomings of zero-bandgap graphene, while still sharing many of graphene's advantages for electronic and optoelectronic applications. Discrete electronic and optoelectronic components, such as field-effect transistors, sensors and photodetectors made from few-layer MoS 2 show promising performance as potential substitute of Si in conventional electronics and of organic and amorphous Si semiconductors in ubiquitous systems and display applications. An important next step is the fabrication of fully integrated multi-stage circuits and logic building blocks on MoS 2 to demonstrate its capability for complex digital logic and high-frequency ac applications. This paper demonstrates an inverter, a NAND gate, a static random access memory, and a five-stage ring oscillator based on a direct-coupled transistor logic technology. The circuits comprise between two to twelve transistors seamlessly integrated side-byside on a single sheet of bilayer MoS 2 . Both enhancement-mode and depletion-mode transistors were fabricated thanks to the use of gate metals with different work functions.
growth by chemical vapor deposition 23, 24 . This unique property of MoS 2 , and 2D materials in general, enables the creation of atomically smooth material sheets and the precise control on its number of molecular layers. Fieldeffect transistors (FETs) built on the ultra-thin few-layer 2D crystals, hence, are effectively the optimal form of ultra-thin body FETs 25 , a transistor structure ideal for suppressing the short-channel effects at its scaling limit. This benefit of 2D FETs has been demonstrated in ref.
14 , which shows a high on/off current ratio of 10 8 in a single-layer MoS 2 FET.
The planar nature and mechanical flexibility of 2D materials also make them excellent candidates for fabricating light-weight and rollable or foldable electronic systems on common commodities like paper, plastics and textiles;
as well as for constructing low-cost driving circuits for flat-panel display applications 26 . The incumbent technology for such applications is based on amorphous Si and polycrystalline Si, with organic semiconductors being the other potential option. Thin film transistors based on amorphous Si, for example, often have mobility below 1 cm 2 V -1 s -1 , the on-off ratio in excess of 10 6 , and the device switches from on to off within about 5-8 V, making it barely fit within the requirements of display applications 4 . The organic semiconductors offer ease of fabrication, but exhibit similar or even lower mobility than amorphous Si due to its intrinsically disordered nature and quantummechanical-tunneling based transport 27 . In contrast, the covalently-bonded, highly-ordered crystalline 2D materials have carrier mobility that is orders of magnitude higher than in amorphous Si and organic semiconductors. 2D materials are thus promising for improving the performance and enable new functionality of ubiquitous electronics and display technology, such as flexible radio-frequency identification tags and enhanced integration of drivers and logic circuits into display backplanes.
In this letter, we address the next key challenge in the development of 2D nanoelectronics by demonstrating the first fully integrated multi-stage circuits entirely assembled on few-layer MoS 2 . These circuits are based on the development of a direct-coupled FET logic (DCFL) 28 in this material system, for which both enhancement-mode and depletion-mode devices with excellent pinch-off and current saturation are necessary. All the circuits were fabricated on bilayer MoS 2 obtained from micro-mechanical cleavage. Bilayer MoS 2 offers an excellent trade-off between the off-state and on-state current levels (see Supplementary Information). The number of MoS 2 layers can be confirmed by atomic force microscopy (AFM) (Fig. 1A ) based on its thickness and by Raman spectroscopy based on the peak spacing between the E 2g mode and the A 1g mode 29 , respectively ( Fig. 1B and Supplementary Information Fig. S1 ). The lateral size of the exfoliated bilayer MoS 2 thin films, which are 13 thick, can reach up to 40 m (Inset of Fig. 1A ).
The direct-coupled FET logic (DCFL) technology is a popular architecture for constructing high-speed circuit with low power dissipation, where an excellent trade-off between speed and power loss may be achieved 30, 31 and is suitable for application in low-power flexible electronics. The DCFL circuits used in this letter integrates both negative (D-mode) and positive (E-mode) threshold voltage transistors on the same chip ( Fig. 2A and 2B ). This can be achieved through engineering the gate metal work functions of the MoS 2 FETs (see Supplementary Information). Both the D-mode and E-mode FETs have a high on/off current ratio in excess of 10 7 (Fig. 2D) An inverter circuit is a basic logic element that outputs a voltage representing the opposite logic-level to its input.
Our inverter was constructed from an enhancement-mode MoS 2 transistor, and a depletion-mode resistor that was formed by connecting the gate of a depletion-mode transistor directly to its source electrode ( A flip-flop memory element (SRAM) has also been constructed from a pair of cross-coupled inverters (Fig. 4A ).
This storage cell has two stable states at the output, which are denoted as 0 and 1. The flip-flop cell can be set to logic state 1 (or 0) by applying a low (or high) voltage to the input. To verify the functionality of this flip-flop cell, a
voltage source is applied to the input to set V in to 2 V at time T=0 s. This drives V out into logic state 0 (Fig. 4B ).
Then at T=20 s, the switch at V in is opened and the output of the SRAM cell V out remains at logic state 0. At time T=60 s, we apply V in =0 V at the input to write a logic state 1 into V out . As the switch is opened again at T=80 s, the output of the SRAM cell remains in the logic state 1. This data demonstrates that the flip-flop SRAM circuit fabricated on the bilayer MoS 2 thin film indeed functions as a stable memory cell.
Finally, a 5-stage ring oscillator was constructed to assess the high frequency switching capability of MoS 2 and for evaluating the material's ultimate compatibility with conventional circuit architecture 28, 34, 35, 36 (Fig. 5A ). The ring oscillator, which integrates 12 bilayer MoS 2 FETs together, was realized by cascading five inverter stages in a close loop chain (Fig. 5B ). An extra inverter stage was used to synthesize the output signal by isolating the oscillator operation from the measurement setup to prevent the interference between them. The output of the circuit was connected to either an oscilloscope or a spectrum analyzer for evaluation. The voltage transfer curve of the test inverter circuit fabricated side-by-side on the same piece of bilayer MoS 2 thin film ( Fig. 3B and Fig. 5A ) as the ring oscillator, shows that the gain in each inverter stage is close to 5. For robust ring oscillator performance, it is imperative to have stable operations in all five inverter stages throughout the oscillation cycles, and its tolerance towards noise can be determined from the noise margins for both low and high logic levels, i.e. the shaded regions in The output signal of the ring oscillator can also be measured in terms of its frequency power spectrum. Fig. 5D shows the spectrum of the output signal from the ring oscillator as a function of the drain bias voltage V dd (Fig. 5D ).
The resonance frequency is at 0.52 MHz for V dd =1.15 V. The corresponding fundamental resonance frequency reaches 1.6 MHz as V dd increases to 2 V. The improvement in frequency performance with increasing V dd can be attributed to the enhancement in the current driving capability of the ring oscillator due to the rise in the drain current I ds in each individual MoS 2 FET with increasing drain and gate voltages. The fundamental frequency of oscillation is currently limited by the parasitic capacitances in various parts of the circuit rather than the intrinsic performance of the MoS 2 devices (see Supplementary Information). The signal peaks measured by the spectrum analyzer increases from -65 dBm to -46 dBm as raises from 1.15 V to 2V. This is again a result of the I ds dependence on V dd .
To summarize, the realization of fully integrated multi-stage logic circuits based on few-layer MoS 2 DCFL represents the first demonstration of integrated multi-stage systems on any 2D materials, including graphene. It is an important step towards realizing 2D nanoelectronics for high performance low-power applications. Further optimization is underway to increase operating speed, and towards realizing complementary logic circuits to decrease the power dissipation. With the rapid progress in large-scale growth of MoS 2 by chemical vapor deposition 23, 24 , these 2D crystals are extremely promising new materials for both conventional and ubiquitous electronics. The number of layers in the MoS 2 thin film can also be confirmed from its Raman spectroscopy based on the peak spacing between the E 2g mode and the A 1g mode
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. The red-shift of E 2g peak and blue-shift of A 1g peak lead to increasing peak spacing between E 2g and A 1g modes as the number of layers in the MoS 2 thin film increases. 
Synopsis for

Methods
Device and integrated circuit fabrication: the fabrication of our devices and circuits starts with the exfoliation of MoS 2 thin films from commercially available bulk MoS 2 crystals (SPI Supplies) onto 285 nm SiO 2 on Si substrate, which has pre-patterned alignment grids (Cr/Au), using the micro-mechanical cleavage technique. The thickness of the SiO 2 was selected to provide the optimal optical contrast for locating MoS 2 flakes relative to the alignment grids and for identifying their number of layers S1 . The number of MoS 2 layers was then confirmed by atomic force microscopy (AFM) based on its thickness and by Raman spectroscopy based on the peak spacing between the mode and the mode, respectively S2 . The sample was then annealed at 350 C in Ar 600 sccm/H 2 30 sccm for three hours to clean away the tape residue. The next step was to pattern the first metal layer (M1), which are the electrodes directly in contact with MoS 2 , i.e. source and drain of the devices, using electron-beam lithography (Elionix F125) based on poly(methyl methacrylate) (950k MW PMMA) resist. We then evaporated 3 nm Ti/ 50 nm Au followed by lift-off to form the contacts. Subsequently, the samples were annealed again at 350 °C, 600 sccm Ar/30 sccm H 2 for three hours. This annealing step reduces device resistance and also removes the PMMA residue to create a clean surface for subsequent atomic layer deposition (ALD) process. The top gate dielectric consisting of 20 nm HfO 2 was then deposited by ALD. To fabricate discrete transistors, the last step of the fabrication was to pattern the top gate electrode by electron-beam lithography, which was then formed by depositing the desired gate metal. The devices reported in this work (Fig. 2 in the main text) have L G =1 m and L DS =1 m. The gate is aligned to the channel using the standard alignment techniques in e-beam lithography. For the construction of integrated logic circuits (Fig. 2B in the main text) , the second and third metal layers (M2 and M3) need to be connected to the first metal layer (M1) at certain locations depending on the design. This was achieved by patterning and etching via holes through the HfO 2 dielectric using reactive ion etching (RIE) with BCl 3 /Cl 2 gas chemistry. This etching step preceded the definition of the gate metal layers M2 and M3.
AFM and Raman spectroscopy: Atomic force microscopy (AFM) for identifying the thin film thickness was performed on a Veeco Dimension TM 3100 system. Raman spectroscopy was performed with a 532 nm Nd:YAG laser. All optical micrographs were taken with a Zeiss Axio Imager.A1m microscope.
ALD and Via Hole Etching: the HfO 2 gate dielectric was deposited using ALD at 170 C. The ALD deposition of HfO 2 was done on a commercial Savannah ALD system from Cambridge NanoTech using alternating cycles of H 2 O and tetrakis(dimethylamido)hafnium (TDMAH) as the precursors. To fabricate the integrated circuits shown in this report, it is also necessary to etch via holes through the HfO 2 dielectric so that on-chip interconnections can be made between metal layer 1 and metal layers 2 and 3. We used a commercial Electron Cyclotron Resonance Reactive Ion
Etcher (ECR/RIE) system (Plasma Quest) to perform this etch using BCl 3 /Cl 2 gas chemistry. The ratio between the flow rates of BCl 3 and Cl 2 is 4:1. The etch rate of our low power recipe is around 6 nm/min.
Device and circuit characterization: Device characterization was performed using an Agilent 4155C
semiconductor parameter analyzer and a Lakeshore cryogenic probe station with micromanipulation probes. The integrated circuits were characterized with an Agilent 54642A oscilloscope (1 M input impedance) and the output signal power spectrum of the ring oscillator was measured with an Agilent N9010A Signal Analyzer (50  input impedance). All measurements were done in vacuum (~10 -5 Torr) at room temperature.
Identifying the number of layers in exfoliated MoS 2 thin film by AFM and Raman
The number of molecular layers in exfoliated MoS 2 thin film can be identified from measuring its thickness by atomic force microscope (AFM) and by Raman spectroscopy, based on the peak spacing between the E 2g mode and A 1g mode S2 . Fig. S1 shows the correspondence between the AFM data and Raman data for 1-layer (1L) to 5-layer (5L) MoS 2 flakes. After exfoliating the MoS 2 thin film onto 285 nm SiO 2 /Si substrate, the flakes were first located using optical microscope and the number of molecular layers was estimated based on their optical contrast S1 . Then the number of layers was confirmed using both AFM and Raman spectroscopy. Bilayer MoS 2 thin films used in this report typically have a thickness around 13 Å as measured by AFM.
Although single-layer MoS 2 FETs exhibits high on/off current ratio and low off-state current, which is important for minimizing the loss in the devices when they are turned off, it can only supply a very limited amount of current when the device is turned on (only 2.5 A/m at V ds =0.5 V as reported in ref. S3) . Since the speed of a logic circuit is often determined by the ratio between the charge required to change the voltage across the various capacitances in the circuits and the current that can be supported by the transistors, the low on-state current in single-layer MoS 2 may limit the operation speed of any electronic systems constructed from this material. On the other hand, by increasing the number of MoS 2 layers, the on-state current of MoS 2 FETs can be increased significantly (close to 20
A/m at V ds =0.5 V V tg =2 V for bilayer MoS 2 in this work) with only small degradation in terms of on/off current ratio. The higher on-state current in bilayer MoS 2 as compared to single layer MoS 2 can be due to several factors, Fig. S1 . Corresponding data from AFM and Raman spectroscopy measurements for one-layer to fivelayer MoS 2 thin films. For each MoS 2 flake, the height information from AFM and Raman peak spacing between E 2g mode and A 1g mode are cross-checked to confirm the number of layers in the MoS 2 thin film.
with the most important one being the increase in mobility with the number of MoS 2 molecular layers. 
Work function Difference between Al and Pd
To build both depletion-mode and enhancement-mode FETs on the same sheet of MoS 2 , we use metals with different work functions, , as the gates to control the threshold voltages of the FETs. The difference between the work functions of two metals on a dielectric is generally different from that in vacuum.
This phenomenon may be characterized quantitatively by the S parameter, which accounts for dielectric screening. It can be calculated as the ratio between the effective metal work-function difference on a dielectric to that in vacuum: 
Mobility Extraction
The mobility of the bilayer thin films is extracted using the back-gate characteristics based on the expression = (Fig. S3 ). This significant increase in mobility after the deposition of high-k dielectric agrees with the observation in ref. S3 , which is attributed to the suppression of Coulomb scattering by the high-k dielectric environment S7 and spatialconfinement-induced modification of the acoustic phonon spectrum in bilayer MoS 2 S8 . The complete understanding of this improvement will, however, need further theoretical and experimental studies. The field-effect mobility extracted using this method represents a conservative estimate of the mobility value because of effect of contact resistance S3,S5 , which was not de-embedded in the measurements. 
Estimation of the Ring Oscillator Speed
We can estimate the expected oscillation frequency for the ring oscillator at V dd =2 V based on the parasitic capacitances present at various parts of the circuit and the driving current supported by the FETs as follows S9,S10 :
a. The average driving current I ds can be estimated from C ov_Si = 2.138 pF Hence, the estimated total parasitic capacitances per stage is equal to:
C  (C ov_gate + C ov_Si )/6 = 0.579 pF
The propagation delay per stage is estimated to be:  pd = CV dd /I = 52.6 ns.
Thus, at V dd =2 V, the expected frequency for a 5-stage ring oscillator is equal to: f = 1/(2n pd ) = 1.9 MHz. This is very close to the measured value of the oscillation frequency, which is 1.6 MHz.
